jh163888/UEFITool
1
0
Fork 0
mirror of https://github.com/LongSoft/UEFITool.git synced 2024-11-22 16:08:23 +08:00
Code Issues Projects Releases Wiki Activity
3945c9b89f
UEFITool/common/descriptor.cpp

247 lines
11 KiB
C++
Raw Normal View History

Version 0.2.0 Initial public commit
2013-10-08 15:07:03 +08:00
/* descriptor.cpp
Big update 0.20.0 - major refactoring round done - added replace actions for volumes - added better Intel signature handling - added support for unsigned Aptio capsules - more GUIDs added to known-GUIDs database - more information about PE and TE sections - shown information about item full size - hexadecimal numbers format changed from 0xAB to ABh - AppleCRC renamed to ZVCRC because it seems not Apple-specific feature after all
2015-01-31 22:00:00 +08:00
Copyright (c) 2015, Nikolaj Schlej. All rights reserved.
Version 0.2.0 Initial public commit
2013-10-08 15:07:03 +08:00
This program and the accompanying materials
are licensed and made available under the terms and conditions of the BSD License
which accompanies this distribution. The full text of the license may be found at
http://opensource.org/licenses/bsd-license.php
THE PROGRAM IS DISTRIBUTED UNDER THE BSD LICENSE ON AN "AS IS" BASIS,
WITHWARRANTIES OR REPRESENTATIONS OF ANY KIND, EITHER EXPRESS OR IMPLIED.
*/
#include "descriptor.h"
// Calculate address of data structure addressed by descriptor address format
// 8 bit base or limit
Big update 0.20.0 - major refactoring round done - added replace actions for volumes - added better Intel signature handling - added support for unsigned Aptio capsules - more GUIDs added to known-GUIDs database - more information about PE and TE sections - shown information about item full size - hexadecimal numbers format changed from 0xAB to ABh - AppleCRC renamed to ZVCRC because it seems not Apple-specific feature after all
2015-01-31 22:00:00 +08:00
const UINT8* calculateAddress8(const UINT8* baseAddress, const UINT8 baseOrLimit)
Version 0.2.0 Initial public commit
2013-10-08 15:07:03 +08:00
{
return baseAddress + baseOrLimit * 0x10;
}
// 16 bit base or limit
Big update 0.20.0 - major refactoring round done - added replace actions for volumes - added better Intel signature handling - added support for unsigned Aptio capsules - more GUIDs added to known-GUIDs database - more information about PE and TE sections - shown information about item full size - hexadecimal numbers format changed from 0xAB to ABh - AppleCRC renamed to ZVCRC because it seems not Apple-specific feature after all
2015-01-31 22:00:00 +08:00
const UINT8* calculateAddress16(const UINT8* baseAddress, const UINT16 baseOrLimit)
Version 0.2.0 Initial public commit
2013-10-08 15:07:03 +08:00
{
return baseAddress + baseOrLimit * 0x1000;
}
bugfix
2018-04-30 13:33:19 +08:00
// Calculate offset of region using its base
Version 0.3.0 Refactor code to separate GUI from FFS ttraversal
2013-10-15 23:19:15 +08:00
UINT32 calculateRegionOffset(const UINT16 base)
{
return base * 0x1000;
}
bugfix
2018-04-30 13:33:19 +08:00
//Calculate size of region using its base and limit
Version 0.2.0 Initial public commit
2013-10-08 15:07:03 +08:00
UINT32 calculateRegionSize(const UINT16 base, const UINT16 limit)
{
if (limit)
return (limit + 1 - base) * 0x1000;
return 0;
NE Alpha 33 - human readable JEDEC ID - NVRAM parser separated from FFS parser - added support for LZMAF86 sections - solved a bug with parsing of VSS variables with invalid sizes
2016-10-10 14:05:04 +08:00
}
// Return human-readable chip name for given JEDEC ID
UString jedecIdToUString(UINT8 vendorId, UINT8 deviceId0, UINT8 deviceId1)
{
UINT32 jedecId = (UINT32)deviceId1 + ((UINT32)deviceId0 << 8) + ((UINT32)vendorId << 16);
switch (jedecId) {
// Winbond
More SPI chips (thx 4.8.4)
2018-12-11 19:51:26 +08:00
case 0xEF3010: return UString("Winbond W25X05");
case 0xEF3011: return UString("Winbond W25X10");
case 0xEF3012: return UString("Winbond W25X20");
NE Alpha 33 - human readable JEDEC ID - NVRAM parser separated from FFS parser - added support for LZMAF86 sections - solved a bug with parsing of VSS variables with invalid sizes
2016-10-10 14:05:04 +08:00
case 0xEF3013: return UString("Winbond W25X40");
case 0xEF3014: return UString("Winbond W25X80");
case 0xEF3015: return UString("Winbond W25X16");
case 0xEF3016: return UString("Winbond W25X32");
case 0xEF3017: return UString("Winbond W25X64");
More SPI chips (thx 4.8.4)
2018-12-11 19:51:26 +08:00
case 0xEF4012: return UString("Winbond W25Q20");
NE Alpha 33 - human readable JEDEC ID - NVRAM parser separated from FFS parser - added support for LZMAF86 sections - solved a bug with parsing of VSS variables with invalid sizes
2016-10-10 14:05:04 +08:00
case 0xEF4013: return UString("Winbond W25Q40");
case 0xEF4014: return UString("Winbond W25Q80");
case 0xEF4015: return UString("Winbond W25Q16");
case 0xEF4016: return UString("Winbond W25Q32");
case 0xEF4017: return UString("Winbond W25Q64");
case 0xEF4018: return UString("Winbond W25Q128");
case 0xEF4019: return UString("Winbond W25Q256");
Add more chip IDs, thank you Google
2018-06-03 00:27:24 +08:00
case 0xEF6011: return UString("Winbond W25Q10");
case 0xEF6012: return UString("Winbond W25Q20");
case 0xEF6013: return UString("Winbond W25Q40");
case 0xEF6014: return UString("Winbond W25Q80");
NE Alpha 40
2017-02-14 14:39:16 +08:00
case 0xEF6015: return UString("Winbond W25Q16");
case 0xEF6016: return UString("Winbond W25Q32");
case 0xEF6017: return UString("Winbond W25Q64");
case 0xEF6018: return UString("Winbond W25Q128");
More SPI chips (thx 4.8.4)
2018-12-11 19:51:26 +08:00
case 0xEF6019: return UString("Winbond W25Q256");
case 0xEF7118: return UString("Winbond W25M256");
case 0xEF7119: return UString("Winbond W25M512");
NE Alpha 33 - human readable JEDEC ID - NVRAM parser separated from FFS parser - added support for LZMAF86 sections - solved a bug with parsing of VSS variables with invalid sizes
2016-10-10 14:05:04 +08:00
// Macronix
case 0xC22013: return UString("Macronix MX25L40");
case 0xC22014: return UString("Macronix MX25L80");
More SPI chips (thx 4.8.4)
2018-12-11 19:51:26 +08:00
case 0xC22015: return UString("Macronix MX25L16");
case 0xC22016: return UString("Macronix MX25U16");
case 0xC22017: return UString("Macronix MX25L64");
case 0xC22018: return UString("Macronix MX25L128");
case 0xC22019: return UString("Macronix MX25L256");
case 0xC2201A: return UString("Macronix MX66L512");
case 0xC22415: return UString("Macronix MX25L16");
NE Alpha 33 - human readable JEDEC ID - NVRAM parser separated from FFS parser - added support for LZMAF86 sections - solved a bug with parsing of VSS variables with invalid sizes
2016-10-10 14:05:04 +08:00
case 0xC22515: return UString("Macronix MX25L16");
More SPI chips (thx 4.8.4)
2018-12-11 19:51:26 +08:00
case 0xC22534: return UString("Macronix MX25U80");
NE Alpha 33 - human readable JEDEC ID - NVRAM parser separated from FFS parser - added support for LZMAF86 sections - solved a bug with parsing of VSS variables with invalid sizes
2016-10-10 14:05:04 +08:00
case 0xC22535: return UString("Macronix MX25U16");
case 0xC22536: return UString("Macronix MX25U32");
case 0xC22537: return UString("Macronix MX25U64");
case 0xC22538: return UString("Macronix MX25U128");
case 0xC22539: return UString("Macronix MX25U256");
More SPI chips (thx 4.8.4)
2018-12-11 19:51:26 +08:00
case 0xC2253A: return UString("Macronix MX25U512");
Add more chip IDs, thank you Google
2018-06-03 00:27:24 +08:00
case 0xC22617: return UString("Macronix MX25L64");
case 0xC22618: return UString("Macronix MX25L128");
More SPI chips (thx 4.8.4)
2018-12-11 19:51:26 +08:00
case 0xC25E16: return UString("Macronix MX25L32");
case 0xC29517: return UString("Macronix MX25L64");
NE Alpha 33 - human readable JEDEC ID - NVRAM parser separated from FFS parser - added support for LZMAF86 sections - solved a bug with parsing of VSS variables with invalid sizes
2016-10-10 14:05:04 +08:00
// Micron
case 0x202014: return UString("Micron M25P80");
case 0x202015: return UString("Micron M25P16");
case 0x202016: return UString("Micron M25P32");
case 0x202017: return UString("Micron M25P64");
case 0x202018: return UString("Micron M25P128");
case 0x204011: return UString("Micron M45PE10");
case 0x204012: return UString("Micron M45PE20");
case 0x204013: return UString("Micron M45PE40");
case 0x204014: return UString("Micron M45PE80");
case 0x204015: return UString("Micron M45PE16");
case 0x207114: return UString("Micron M25PX80");
case 0x207115: return UString("Micron M25PX16");
case 0x207116: return UString("Micron M25PX32");
case 0x207117: return UString("Micron M25PX64");
case 0x208011: return UString("Micron M25PE10");
case 0x208012: return UString("Micron M25PE20");
case 0x208013: return UString("Micron M25PE40");
case 0x208014: return UString("Micron M25PE80");
case 0x208015: return UString("Micron M25PE16");
case 0x20BA15: return UString("Micron N25Q016");
case 0x20BA16: return UString("Micron N25Q032");
case 0x20BA17: return UString("Micron N25Q064");
case 0x20BA18: return UString("Micron N25Q128");
case 0x20BA19: return UString("Micron N25Q256");
case 0x20BA20: return UString("Micron N25Q512");
case 0x20BA21: return UString("Micron N25Q00A");
NE Alpha 40
2017-02-14 14:39:16 +08:00
case 0x20BB15: return UString("Micron N25Q016");
case 0x20BB16: return UString("Micron N25Q032");
case 0x20BB17: return UString("Micron N25Q064");
case 0x20BB18: return UString("Micron MT25Q128");
case 0x20BB19: return UString("Micron MT25Q256");
case 0x20BB20: return UString("Micron MT25Q512");
NE Alpha 33 - human readable JEDEC ID - NVRAM parser separated from FFS parser - added support for LZMAF86 sections - solved a bug with parsing of VSS variables with invalid sizes
2016-10-10 14:05:04 +08:00
multiple fixes
2018-01-23 16:00:03 +08:00
// Intel
case 0x898911: return UString("Intel 25F160S33B8");
case 0x898912: return UString("Intel 25F320S33B8");
case 0x898913: return UString("Intel 25F640S33B8");
case 0x898915: return UString("Intel 25F160S33T8");
case 0x898916: return UString("Intel 25F320S33T8");
case 0x898917: return UString("Intel 25F640S33T8");
More SPI chips (thx 4.8.4)
2018-12-11 19:51:26 +08:00
// Atmel / Adesto
Add more chip IDs, thank you Google
2018-06-03 00:27:24 +08:00
case 0x1F3217: return UString("Atmel AT25SF641");
case 0x1F4216: return UString("Atmel AT25SL321");
case 0x1F4218: return UString("Atmel AT25SL128A");
case 0x1F4317: return UString("Atmel AT25SL641");
NE Alpha 33 - human readable JEDEC ID - NVRAM parser separated from FFS parser - added support for LZMAF86 sections - solved a bug with parsing of VSS variables with invalid sizes
2016-10-10 14:05:04 +08:00
case 0x1F4500: return UString("Atmel AT26DF081");
case 0x1F4501: return UString("Atmel AT26DF081A");
case 0x1F4502: return UString("Atmel AT25DF081");
case 0x1F4600: return UString("Atmel AT26DF161");
case 0x1F4601: return UString("Atmel AT26DF161A");
case 0x1F4602: return UString("Atmel AT25DF161");
case 0x1F4700: return UString("Atmel AT25DF321");
case 0x1F4701: return UString("Atmel AT25DF321A");
case 0x1F4800: return UString("Atmel AT25DF641");
More SPI chips (thx 4.8.4)
2018-12-11 19:51:26 +08:00
case 0x1F7018: return UString("Atmel AT25QF128");
case 0x1F8600: return UString("Atmel AT25DQ161");
NE Alpha 33 - human readable JEDEC ID - NVRAM parser separated from FFS parser - added support for LZMAF86 sections - solved a bug with parsing of VSS variables with invalid sizes
2016-10-10 14:05:04 +08:00
case 0x1F8800: return UString("Atmel AT25DQ641");
// Microchip
case 0xBF2541: return UString("Microchip SST25VF016B");
case 0xBF254A: return UString("Microchip SST25VF032B");
case 0xBF258D: return UString("Microchip SST25VF040B");
case 0xBF258E: return UString("Microchip SST25VF080B");
case 0xBF254B: return UString("Microchip SST25VF064C");
More SPI chips (thx 4.8.4)
2018-12-11 19:51:26 +08:00
// EON / ESMT
NE Alpha 33 - human readable JEDEC ID - NVRAM parser separated from FFS parser - added support for LZMAF86 sections - solved a bug with parsing of VSS variables with invalid sizes
2016-10-10 14:05:04 +08:00
case 0x1C3013: return UString("EON EN25Q40");
case 0x1C3014: return UString("EON EN25Q80");
case 0x1C3015: return UString("EON EN25Q16");
case 0x1C3016: return UString("EON EN25Q32");
case 0x1C3017: return UString("EON EN25Q64");
case 0x1C3018: return UString("EON EN25Q128");
case 0x1C3114: return UString("EON EN25F80");
case 0x1C3115: return UString("EON EN25F16");
case 0x1C3116: return UString("EON EN25F32");
case 0x1C3117: return UString("EON EN25F64");
More SPI chips (thx 4.8.4)
2018-12-11 19:51:26 +08:00
case 0x1C3811: return UString("EON EN25S10");
case 0x1C3812: return UString("EON EN25S20");
case 0x1C3813: return UString("EON EN25S40");
case 0x1C3814: return UString("EON EN25S80");
case 0x1C3815: return UString("EON EN25S16");
case 0x1C3816: return UString("EON EN25S32");
case 0x1C3817: return UString("EON EN25S64");
Add more chip IDs, thank you Google
2018-06-03 00:27:24 +08:00
case 0x1C7014: return UString("EON EN25QH80");
NE Alpha 33 - human readable JEDEC ID - NVRAM parser separated from FFS parser - added support for LZMAF86 sections - solved a bug with parsing of VSS variables with invalid sizes
2016-10-10 14:05:04 +08:00
case 0x1C7015: return UString("EON EN25QH16");
case 0x1C7016: return UString("EON EN25QH32");
case 0x1C7017: return UString("EON EN25QH64");
case 0x1C7018: return UString("EON EN25QH128");
case 0x1C7019: return UString("EON EN25QH256");
// GigaDevice
case 0xC84014: return UString("GigaDevice GD25x80");
case 0xC84015: return UString("GigaDevice GD25x16");
case 0xC84016: return UString("GigaDevice GD25x32");
case 0xC84017: return UString("GigaDevice GD25x64");
case 0xC84018: return UString("GigaDevice GD25x128");
Add more chip IDs, thank you Google
2018-06-03 00:27:24 +08:00
case 0xC84019: return UString("GigaDevice GD25x256C");
NE Alpha 33 - human readable JEDEC ID - NVRAM parser separated from FFS parser - added support for LZMAF86 sections - solved a bug with parsing of VSS variables with invalid sizes
2016-10-10 14:05:04 +08:00
case 0xC86017: return UString("GigaDevice GD25Lx64");
case 0xC86018: return UString("GigaDevice GD25Lx128");
Add more chip IDs, thank you Google
2018-06-03 00:27:24 +08:00
case 0xC86019: return UString("GigaDevice GD25LQ256C");
NE Alpha 33 - human readable JEDEC ID - NVRAM parser separated from FFS parser - added support for LZMAF86 sections - solved a bug with parsing of VSS variables with invalid sizes
2016-10-10 14:05:04 +08:00
// Fidelix
case 0xF83215: return UString("Fidelix FM25Q16");
case 0xF83216: return UString("Fidelix FM25Q32");
case 0xF83217: return UString("Fidelix FM25Q64");
case 0xF83218: return UString("Fidelix FM25Q128");
// Spansion
case 0x014015: return UString("Spansion S25FL116K");
case 0x014016: return UString("Spansion S25FL132K");
case 0x014017: return UString("Spansion S25FL164K");
Update AMIC Technology spi flash info Info taken from http://www.amictechnology.com/english/flash_spi_flash.html
2020-07-16 15:03:42 +08:00
// AMIC Technology
case 0x373015: return UString("AMIC A25L016");
case 0x373016: return UString("AMIC A25L032");
case 0x374015: return UString("AMIC A25LQ16");
case 0x374016: return UString("AMIC A25LQ32A");
NE Alpha 33 - human readable JEDEC ID - NVRAM parser separated from FFS parser - added support for LZMAF86 sections - solved a bug with parsing of VSS variables with invalid sizes
2016-10-10 14:05:04 +08:00
// PMC
multiple fixes
2018-01-23 16:00:03 +08:00
case 0x9DF713: return UString("PMC Pm25LV080B");
case 0x9DF714: return UString("PMC Pm25LV016B");
case 0x9DF744: return UString("PMC Pm25LQ080C");
case 0x9DF745: return UString("PMC Pm25LQ016C");
case 0x9DF746: return UString("PMC Pm25LQ032C");
case 0x9DF77B: return UString("PMC Pm25LV512A");
case 0x9DF77C: return UString("PMC Pm25LV010A");
case 0x9DF77D: return UString("PMC Pm25LV020");
case 0x9DF77E: return UString("PMC Pm25LV040");
NE Alpha 33 - human readable JEDEC ID - NVRAM parser separated from FFS parser - added support for LZMAF86 sections - solved a bug with parsing of VSS variables with invalid sizes
2016-10-10 14:05:04 +08:00
// ISSI
More SPI chips (thx 4.8.4)
2018-12-11 19:51:26 +08:00
case 0x9D6014: return UString("ISSI Ix25LP080");
case 0x9D6015: return UString("ISSI Ix25LP016");
case 0x9D6016: return UString("ISSI Ix25LP032");
NE Alpha 33 - human readable JEDEC ID - NVRAM parser separated from FFS parser - added support for LZMAF86 sections - solved a bug with parsing of VSS variables with invalid sizes
2016-10-10 14:05:04 +08:00
case 0x9D6017: return UString("ISSI Ix25LP064");
case 0x9D6018: return UString("ISSI Ix25LP128");
Add more chip IDs, thank you Google
2018-06-03 00:27:24 +08:00
case 0x9D6019: return UString("ISSI Ix25LP256");
More SPI chips (thx 4.8.4)
2018-12-11 19:51:26 +08:00
case 0x9D7014: return UString("ISSI Ix25WP080");
case 0x9D7015: return UString("ISSI Ix25WP016");
case 0x9D7016: return UString("ISSI Ix25WP032");
Add more chip IDs, thank you Google
2018-06-03 00:27:24 +08:00
case 0x9D7017: return UString("ISSI Ix25WP064");
NE Alpha 33 - human readable JEDEC ID - NVRAM parser separated from FFS parser - added support for LZMAF86 sections - solved a bug with parsing of VSS variables with invalid sizes
2016-10-10 14:05:04 +08:00
case 0x9D7018: return UString("ISSI Ix25WP128");
Add more chip IDs, thank you Google
2018-06-03 00:27:24 +08:00
case 0x9D7019: return UString("ISSI Ix25WP256");
NE Alpha 33 - human readable JEDEC ID - NVRAM parser separated from FFS parser - added support for LZMAF86 sections - solved a bug with parsing of VSS variables with invalid sizes
2016-10-10 14:05:04 +08:00
}
return UString("Unknown");
}
Reference in New Issue Copy Permalink